IEEE Commmunications Society  |  IEEE Vehicular Technology Society   |  IEEE Antennas and Propagation Society

  Chapter Chair: Prof. Dave Michelson, University of British Columbia


CONVERTING MATLAB ALGORITHMS TO FPGA OR ASIC DESIGNS

Michael Bohm
CTO and VP Engineering
AccelChip

Presentation (6 MB, PPT)

Mon, 6 Dec 2004  7:30 pm
BCIT, Bldg SE6, Room 206

In the DSP domain, MATLAB is the DSL of choice with 97% of DSP design implemented on dedicated DSP processors. MATLAB provides both an efficient system-level verification environment and an efficient path to implementation. Unfortunately, the process of converting MATLAB to "C" code to run on the processor is reaching its limits. A DSP processor's inherent limitation of serial operation is becoming a bottleneck for advanced high-performance algorithms. To solve this problem, a new methodology must be in place to convert algorithmic MATLAB to a register-transfer language (RTL) that can be used by industry-standard synthesis and verification tools. Companies that use the new methodology will benefit from greater productivity, both in terms of the domain-specific language and from the new breed of best-in-class tools they will enable.

This presentation will show the process of taking a MATLAB algorithm down to a silicon representation. It will demonstrate a design style and methodology for implementing this algorithm in either an FPGA or an ASIC.


About our speaker:

As chief technology officer and vice president of Engineering, Michael Bohm oversees all product and technology development for AccelChip Inc. Bohm was most recently chief scientist and Technology Fellow for Mentor Graphics. Prior to AccelChip and Mentor Graphics, Bohm ran IC/ASIC development at Harris Semiconductor, where he worked closely with the founders of Synopsys when they started their company in Research Triangle Park, North Carolina. Bohm worked onsite at Synopsys/Cadence/Cross Creek as a Harris semiconductor employee from 1989-1991, where he contributed to the development of their Design Compiler technology.

Michaael Bohm joined Mentor Graphics in 1991 and led the development of AutoLogic II.  He later became vice president and chief scientist at Exemplar. When Mentor Graphics folded Exemplar into the company, Bohm oversaw the technical development and direction of their HDL tool set for FPGA design.

Michael Bohm holds a B.S. in Electrical Engineering degree from the Florida Institute of Technology.

Back to home
IEEE ComSoc | Conferences | Publications | Membership | Standards
If you should have any questions, suggestions or problems concerning the Vancouver Chapter, please contact us
ieee.jpg (1700 bytes) comsoc4.gif (763 bytes)
 
Last Updated: 11 October 2004 2:00 PM